Artedas Europe

Your current browser isn't compatible with Artedas site. Only browers equal or supperior to IE10, Firefox 10, Chrome 20 and Safari 5.0 are supported

For a better experience, keep your browser up to date
Check here for latest browsers versions

×

Artedas Europe

Allegro Design Entry CIS

An industry standard in schematic design entry

Fast and intuitive schematic design entry for PCB development or analog simulation using PSpice

Cadence® Allegro® Design Entry Capture / Capture CIS provides fast and intuitive schematic design entry for PCB development or analog simulation using PSpice. The component information system (CIS) integrates with it to automatically synchronize and validate externally sourced part data.

Easy-to-use and powerful, Cadence Allegro® Design Entry Capture / Capture CIS is the most widely used schematic design solution, supporting both flat and hierarchal designs from the simplest to the most complex. Seamless bi-directional integration with Allegro PCB enables data synchronization and cross-probing/placing between the schematic and the board design. Allegro Design Entry Capture / Capture CIS allows designers to backannotate layout changes, make gate/pin swaps, and change component names or values from board design to schematic using the feedback process. It also comes with a large library of schematic symbols and can export netlists in a wide variety of formats.

 

Contact sales

 

Allegro Design Entry Capture / Capture CIS Datasheet

Cadence

Allegro FPGA System Planner

 

The OrCAD Capture Marketplace is a complete PCB ecosystem that includes an industry-first online store for applications and an excellent way for PCB designers to access design and component data. The apps available in the Marketplace provide custom features to further enhance and extend the OrCAD environment, and increase productivity.

Allegro PCB Designer

 

Allegro PCB Designer quickly takes simple or complex designs from concept to production in a constraint-driven design PCB Design Environment that helps overcome today's design challenges.

 

Allegro PSpice Simulator

 

Allegro PSpice Simulator provides complete pre- and post-layout testing for analog and mixed-signal designs with powerful simulation, debugging, design, and analysis utilities.

 

Allegro Design Entry CIS benefits

  • Boosts schematic editing efficiency of complex designs through hierarchical and variant design capabilities
  • Integrates with a robust CIS that promotes the use of preferred, current parts to accelerate the design process and reduce project costs
  • Provides access to more than two million parts with Cadence ActiveParts, offering greater flexibility when choosing design components
  • Accelerates the design process and lowers project costs 
  • Reduces time spent researching parts
  • Enables intelligent component selection with access to MRP, ERP, and PLM data
  • Advanced BOM Generation
  • Design variants capability
   Complementary tools for Allegro Design Entry CIS

EMA CIP  >
EMA TmingDesigner

Allegro PSpice Simulator >

Allegro PCB Designer  >
Allegro Sigrity  >

Industry Standard Schematic Editor

Capture combines an intuitive interface with the features and functionality needed to speed design tasks and facilitate circuit creation. The autowire capability, for example, automates the often tedious and time-consuming task of wiring signal pins. Wiring between component pins is as simple as selecting a starting pin and a destination pin and letting the software automatically and quickly add the connection. For larger, more complex designs, Capture supports multi-sheet and hierarchical designs. It also makes hierarchical designs easy to traverse and ensures that all connections are maintained accurately throughout the design.

Hierarchical Design (reuse)

The hierarchical design flow in Capture boosts schematic editing efficiency by enabling subcircuit reuse—without having to make multiple copies.
The re-use of existing logical circuits that have already been tested and proven is one of the best ways to reduce cycle time and maximize quality. Having already been placed, routed, and validated on a previous design, the effort that went into the original design can be preserved. Typical examples include power supply modules, RF circuit designs, multichannel circuits (I/O, drivers, etc.), and memory.

Component Information System

The Component Information System (CIS) is a central part of the Capture design solution. Using CIS provides designers with shared a searchable database to utilize while completing their designs. It also promotes reuse of component information instead of individual repeated effort. It automatically synchronizes and validates the externally sourced data with the schematic design database. CIS works with any database that complies with Microsoft's ODBC standard to directly access data in an MRP, ERP, or PLM system, or in an intermediate database dedicated to engineering component data. With easy access to component databases and part information, designers can reduce the amount of time spent researching parts. CIS allows users to identify, utilize, and design with preferred components. Parts can be queried based on their electrical, physical, or corporate characteristics, then be automatically retrieved for use in the schematic. Adding components directly from company databases minimizes errors in bills of materials (BOMs) and parts lists, and allows control of part usage for industry directives such as RoHS and WEEE.

Design Variants Management

With the design variants capability, designers can manage unlimited board assembly variations without having to maintain duplicate schematics... or manually edit BOMs. This feature is incredibly powerful for designers and leads to the following time saving benefits: •Reduces the number of files to handle by maintaining all design assembly variations within a single file:

  • Modify the core schematic design and see the change automatically reflected throughout all assembly variations.
  • Ensure the integrity of component data in each assembly through the property verification utility.
  • Identify substituted and non-placed components within each assembly, assisted by graphical indicators and comparison reports
  • Generate schematic printouts and BOMs for each assembly at any point in the design process.

Allegro flagship products

Allegro Design entry CIS

Integrates OrCAD Capture schematic design application with the features of a component information system

Allegro Design Authoring

Advanced, scalable schematic entry with powerful features including reuse of designs

Allegro PCB Designer

Quickly takes simple or complex designs from concept to production in a constraint-driven design

Allegro PSpice Simulator

A complete for analog and mixed-signal designs with powerful simulation, debugging, design, & analysis utilities

Allegro FPGA System Planner

Provides FPGA-PCB co-design that allows users to create optimum, correct-by-construction pin assignments

Allegro Sigrity

System-level signal integrity & Analysis anabling a streamlined, predictable path from implementation to verification